Improved DDA Algorithm and FPGA Implementation

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Improved Wavelet Filtering Algorithm and Its FPGA Implementation

The de-noising of sensor data has become an important to research. Since the traditional de-noising method can’t achieve successful de-noising effect and the software-only method never meets a high real time capability. In this paper, we illustrate a novel threshold function based on the wavelet hard and soft threshold function. It is unlike ordinary function, which has overcome the defect such...

متن کامل

Improved Number Plate Localisation Algorithm and its Efficient FPGA Implementation

Abstract—Number plate localisation is a very important stage in an Automatic Number Plate Recognition (ANPR) system and is computationally intensive. This paper presents a low complexity with high detection rate number plate localisation algorithm based on morphological operations together with an efficient multiplierless architecture based on that algorithm. The proposed architecture has been ...

متن کامل

Fpga Implementation of a Vedic Convolution Algorithm

In digital signal processing convolution is a fundamental computation that is ubiquitous in many application areas. In order to compute convolution of long sequence, Overlap-Add method (OLA) and Overlap-Save method (OLS) methods are employed. In this paper, block convolution process is proposed using a multiplier architecture based on vertical and crosswise algorithm of Ancient Indian Vedic Mat...

متن کامل

An Efficient Fpga Implementation of Aes Algorithm

The Advanced Encryption Standard can be programmed in software or built with pure hardware. But Field Programmable Gate Arrays (FPGAS) offer a faster and more customizable solution, since the entire algorithm can be executed in a single tick of clock cycle. This research deals with the implementation of AES algorithm in FPGA using Verilog Language. Software is used for simulation and optimizati...

متن کامل

Hough transform algorithm for FPGA implementation

In this paper a novel algorithm for computing the Hough Transform (HT) is introduced. The basic idea consists in using a combination of an incremental method with the usual HT expression to join circuit performances and accuracy requirements. The algorithm is primarily developed to fit Field Programmable Gate Arrays (FPGA) implementation that have become a competitive alternative for high perfo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: DEStech Transactions on Engineering and Technology Research

سال: 2017

ISSN: 2475-885X

DOI: 10.12783/dtetr/mdm2016/4897